This paper presents an interconnect resilient (IR) methodology with maximal interconnect fault tolerance, yield, and reliability for both single and multiple interconnect faults under stuck-at and open fault models. By exploiting multiple routes inherent in an interconnect structure, this method can tolerate faulty connections by efficiently finding alternative paths. The proposed approach is compatible with previous interconnect detection and diagnosis methods under oscillation ring schemes, and together they can be applied to implement a robust interconnect structure that may still provide correct communication even under multiple link faults in Network-on-Chips (NoCs). With such knowledge, designers can significantly improve interconnect reliability by augmenting vulnerable interconnect structures in NoCs. As a result, the experimental results show that alternative paths in NoCs can be found for almost all paths. Hence, the proposed method provides a good way to achieve fault tolerance and reliability/yield improvement.
Introduction
With the advanced semiconductor process technology, scaling factor drives density, area, and access time so that System-on-a-Chip (SoC) becomes a reality. Interconnects in SoCs dominate performance since interconnect delay becomes more important, and the amount of multicycle global interconnects increases dramatically as multiprocessor SoCs (MPSoCs) or multi-core SoCs (MCSoCs) become more and more popular. Hence, the on-chip networks (OCNs) or Network-on-Chips (NoCs) have been widely studied in recent years [1] - [9] . However, such trend leads to enter new challenges of interconnect designs with fault tolerance, yield, and reliability issues in addition to traditional design goal of performance.
A good way to cope with these challenges is to provide the capability of fault tolerance to the on-chip interconnection network. In this way, fault-free communication would be provided even if there are faults in the interconnect structure. As a result, system reliability and fabrication yield can be significantly improved. To overcome the challenges of global interconnects so as to increase yield and reliability under interconnect faults lead to interconnect designs for fault tolerance. Therefore, the motivation of this work is to propose an interconnect resilience design under interconnect fault models of stuck-at and open faults. There are two reasons that our proposed interconnect resilience scheme has to work on NoCs, instead of SoCs. 1) For faulty interconnects, this is not reversible after diagnosing or detecting any interconnect fault due to the manufacturing flaws (for yield improvement) or aging/wear-out mechanism (for reliability enhancement); 2) For reusability of other normal functional interconnects, it is not reusable for any point-to-point communication medium due to the characteristics of SoC interconnects. Thus, our proposed interconnect resilience design must migrate from SoC to NoC interconnect architectures. In this case, any message either data or control signals through some specific SoC interconnects statically could transform into a series of corresponding packets, which characteristics are dynamically routed from a source to a destination. Therefore, any broken interconnect in SoC global interconnects could be replaceable by a set of corresponding or mapping interconnect segments in NoC interconnect architectures.
In addition to two motivations: irreversible faulty interconnects and un-reusable interconnects in SoCs, the NoCs are capable to handle the scaling communication demand since the quantity of communication media must meet with communication demand and capability. Also, increasing number of cores in SoCs makes multicore SoCs suffer with not only communication demand, but also quantity of buses. Therefore, increasing number of SoC components, either cores or buses, make the communication architecture (i.e. interconnect architecture) a developing pain neck in SoC development. The scaling communication demand/capability and density of the interconnect architecture moves from SoCs to NoCs to achieve three advantages: 1) Replaceable/substitutive faulty interconnects; 2) Reusable functional interconnects (replaceable/substitutive paths between source and sink nodes of the target faulty interconnect); 3) Balanceable communication load in the dense interconnect architecture.
The oscillation ring (OR) scheme [10] - [13] is an efficient method to detect/diagnose faults in interconnect architectures. Figure 1 shows a conceptual view of the OR testing scheme [13] . We assume that multiple paths exist between the source and destination nodes n s and n d . In the test mode, some paths are configured to a feedback loop (ring) such that oscillation signal occurs on the loop.
For example, there are two rings: r 1 =(P 1 , P 2 ) and r 2 =(P 2 , P 3 ). If an interconnect wire on path {(P 1 , P 2 ) (P 2 , Copyright c 2011 The Institute of Electronics, Information and Communication Engineers P 3 )}=P 2 is faulty (stuck-at or open fault), thus neither two rings is oscillating. In other words, in case that P 2 is diagnosed with an interconnect open fault, there are two equivalent substitution paths P 1 and P 3 to replace the faulty P 2 . Thus, {((P 1 , P 2 ) (P 2 , P 3 ))-P 2 }={P 1 P 3 }. This motivates us to have resilience scheme to include substitution paths as equivalent resilient interconnects for any target edge in NoCs.
This proposed resilience framework [13] is compatible with both SoCs and NoCs interconnect testing. Compared to an SoC, the denser interconnect architecture of NoCs makes the NoC interconnect testing even more complicated and important.
In order to generate resilience rings for improving interconnect fault tolerance, reliability, and yield, we propose a three-phase interconnect resilience (IR) scheme, as seen in Fig. 2 . 1) Interconnect Detection by IORT (Interconnect Oscillation Ring Testing) to detect whether any interconnect fault exists in SoCs [12] .
2) Interconnect Diagnosis by IORD (Interconnect Oscillation Ring Diagnosis) to diagnose where an interconnect fault exists, if IORT detects any interconnect fault in SoCs [13] .
3) Interconnect Resilience on NoCs dynamically adjusts resilience routing paths so that packets propagates successfully through signal paths in NoCs during normal operation mode.
That is, resilience paths with dynamic packets in NoCs replace static error paths in SoCs. Furthermore, IR scheme in the proposed NoC framework could be achieved with simultaneously multiple flow control and balance, multiple fault handling, reliability, fault tolerance, and yield enhancement. We also call this IR scheme as IORR (Interconnect Oscillation Ring Resilience) to show that oscillation ring characteristics can help in resilience path construction in normal mode for NoC structures. Please note that both IORT and IORD work in OR test mode, and IR works in normal mode.
IR scheme improves reliability in normal mode independently of interconnect faults exist or not in Fig. 2 since IORT and IORD confirm whether interconnect fault exists periodically in test mode. Then, these first two interconnect test ring phases (IORT and IORD) are served as a routing guide to interconnect resilience (IR) accordingly. In resilience path generation algorithm, reliability of both a global interconnect topology and local dynamical interconnect error sequence is modeled accordingly in Sects. 3 and 4.
For general applications, the proposed NoC framework of IR scheme could be applied in general NoC related frameworks, with variations extended to NoC-in-NiP (Network in Package), and NoC-in-SoC-in-SiP (System in Package) [3] .
The challenges of resilience path construction are searching the best replacement/substitution path among candidate paths for faulty interconnects, as the number of rings can be exponential to the number of nets (or edges) and usually very large in an SOC and the corresponding NoC. Therefore, it is very time consuming and often impossible to find out a maximum substitution paths out of a minimum set of test rings and resilience rings to achieve the maximum resilience. Thus, we propose an efficient resilience ring generation algorithm for OR-test compatible in an interconnect resilience scheme. We summarize our main contributions as follows.
1) We give a theoretic analysis of the interconnect resilience for any general interconnect structure and propose a fast resilience checking algorithm, which greatly reduces the time complexity.
2) We propose an interconnect resilience scheme (IR) in normal operation, compatible with IEEE std. 1500 interconnect detection (IORT) and diagnosis (IORD) [10] , [13] .
3) We are first to propose an efficient substitution ring generation algorithm for interconnect resilience under a network on chip (NoC) framework, and the goal of this algorithm is to maximize the number of required resilience rings under the given fundamental interconnect diagnosis ring. It exploits the fast resilience check to accelerate the substitution ring generation process. Please note that test rings are from IORT, diagnosis rings are from IORD and resilience rings are from IR. Both test rings and diagnosis rings could be reusable for resilience ring construction.
Our experiments on the Microelectronics Center for North Carolina (MCNC) benchmark circuits show the effec-tiveness of the proposed interconnect resilience algorithm. In all experiments, our method can be achieved 100% resilience rate and the maximal resilience resolution. The resilience resolution for any interconnet is defined, as the maximum number of nets with the same syndrome of faulty interconnects under a given set of resilience rings and the single-fault assumption. That is, how many substitute paths exist for a target net gets faulty. The optimal resilience resolution for a whole circuit is defined that all interconnects can be substituted as a resilient interconnect. Thus, for any target interconnect, the minimum resilience resolution number is one and the maximum resilience resolution number is approaching the sum of all other edges.
The rest of the paper is organized as follows. Section 2 presents some preliminary information on the OR test scheme for the interconnect detection and diagnosis for IEEE std. 1500 compatible SoCs. Section 3 gives the problem formulation with interconnect reliability modeling with reliability metrics and a demonstrative example in NoCs. Section 4 first analyzes the resilience of an interconnect structure. A theoretical analysis of the lower and upper bounds for the interconnect resilience scheme is also given. Experimental results are reported in Sect. 5. Finally, a brief conclusion is given in Sect. 6.
Preliminary
To face interconnect fault tolerant problems in NoCs, Nurimi et al. [4] proposed a pilot design architecture of NoCs. Following that, there are many routing algorithms to improve fault tolerance based on flood schemes with three methods of probabilistic, flood directed, and random walk [2] .
Pirreti et al. [2] predetermined duplicate quality of packets and dispatch through different paths so as to simultaneously achieve network loading reduction and routing fault tolerance.
Kim and Kim [5] presented fault tolerant source routing method to predetermine the routing path to avoid those interconnect segments with unavailable responses from next router to reduce packet error probability.
All above previous works motivate us for fault tolerant routing in NoCs, thus this work proposes Interconnect resilience (IR) scheme to solve the interconnect fault tolerant problem so as to improve interconnect reliability and yield under faulty interconnects. Moreover, this scheme is compatible with IEEE std. 1500 compatible SoC detection [10] , [12] , and diagnosis [13] .
Interconnect Oscillation Ring Testing (IORT)
Oscillation ring (OR) based schemes provide an efficient way to detect and diagnose faults in the interconnection. An oscillation ring is a closed loop consisting of an odd number of inversions; oscillation signal appears in the loop as long as the ring is fault-free. An OR-based interconnect fault detection scheme that is compatible with IEEE Std. 1500 was presented in [12] , called IORT. IORT scheme detects whether it exists any interconnect fault in an interconnect network. For 100% interconnect fault coverage based on stuck-at and open faults, every interconnect edge is at least covered by one ring.
An example of this scheme is illustrated in Fig. 3 . The ring in this example consists of four interconnect wires which connect four cores, and wrapper cells and scan paths in each core. The signal inversions are created in the wrapper cells. Fault detection is carried out by observing the oscillation signal on the loop. The oscillation stops completely if stuck-at or open faults occur, while delay faults change the oscillation frequency. The oscillation frequency is measured by on-chip counters. In order to detect all faults in a given interconnection network, a set of test rings must cover all interconnect wires at least once. To reduce test time, multiple rings may be tested simultaneously, and the minimum test time is usually achieved by constructing rings that can be applied in the minimum number of test sessions. A depth-first-search based search algorithm was also proposed in [12] for ring construction.
In this work, we first apply IORT scheme in NoCs. Also, for maximum reliability, we maximize edge coverage under threshold repair or resilience ratio and reliability metric.
Interconnect Oscillation Ring Diagnosis (IORD)
A faulty wire causes erroneous oscillation signals on each ring that passes this wire. A faulty wire e can be identified if the set of rings that pass e is unique; in other words, no other wires are passed by exactly the same set of rings [13] . We use Fig. 4 as an example, the diagnosability check can be carried using a diagnosis table (matrix), as shown in Fig. 5 . In this example, four rings (r 1 , r 2 , r 3 , and r 4 ) are constructed to cover seven edges. If a ring covers an edge, the corresponding element in the table is marked as "1". In this example, each faulty edge can be diagnosed as the set of rings passing each edge is distinct. The diagnosability check can be executed in O(|R|×|E|) time, where |R| and |E| are the number of rings and edges, respectively.
Similar to the IORT scheme, IORD is usually more desirable to minimize the number of rings for diagnosis to reduce test application time.
Network-on-Chip (NoC)
The complex interconnects in SoCs lead to the development of on-chip network (OCN), which consists of interconnects, network interfaces, and routers. An SoC whose interconnection is implemented by an OCN is called a network-onchip (NoC) system. The network interface is an interface between router and source node in NoCs. Routers decide both directions and routing paths of packets. Routing paths and routers in the interconnect topology dominate the latency and performance in NoCs.
There are two ways to provide communication between the source and destination in an OCN. They are circuitswitching and packet-switching. In a circuit-switching network, a physical link is first established between the source and destination, and all data are transferred through this dedicated link. This scheme is very simple, but the network utilization is usually not good enough. In a packet-switching network, data from the sender are put into packets that are individually transmitted to the receiver through routers. In this paper, our method is proposed for the packet-switching network.
Problem Description
The problem of interconnect resilience and interconnect fault tolerance is described in this section. Section 3.1 models interconnect resilience, and Sect. 3.2 gives interconnect resilience problem formulation. In this section, we analyze interconnect resilience with definitions, lemmas, theorems, and corollaries.
Interconnect Modeling
The interconnection network can be easily represented by a graph model in Fig. 1 . An edge indicates a communication link between two components, and can be a single wire, a group of wires (e.g., bus), or a complicated OCN, depending on the components it connects. The communication on a data link can be unidirectional or bidirectional. If all communication links are bidirectional, the network can be represented by an undirected graph. Otherwise, a directed graph is required.
Our goal is to find fault-tolerant routing paths for faulty links, and this can be done by using OR-based schemes as described in Sect. 2. Figure 6 shows the connection structure of Fig. 1 , assuming edge e 1 on path P 2 is faulty. Let r 1 and r 2 be two diagnosis rings passing e 1 in IORD scheme. When e 1 is faulty, two candidate paths that can be used to replace path P 2 are P 1 and P 3 , and these two paths are obtained by deleting P 2 from rings that pass e 1 in Fig. 6 . Such paths shall be called repair paths henceforth.
Definition 1:
The resilience paths for edge e i , denoted as ZE i , consist of paths whose source and sink nodes are the same as edge e i .
For example, in Fig. 4(b) , the two valid resilience paths for e 3 are paths {(e 4 , e 5 ) (e 7 , e 6 )}. The procedure to find the resilience paths ZE i can be outlined as follows.
1) Find the set of diagnosis rings that pass edge e i (DR i ).
2) The repair paths for edge e i , denoted as RE i , are obtained by removing edge e i from all rings in DR i .
3) Let p j ∈ RE i be a repair path for edge e i , and a ring r k that contains p j (i.e, p j ⊂r k ) is constructed. Then the path {r k -p j } is resilience path.
In the above example, the procedure is as follows. 1) DR 3 ={r 1 , r 2 }={(e 1 , e 3 ), (e 2 , e 3 )}.
2) RE 3 ={(e 1 ), (e 2 )} is repair edge/path for e 3 in the nondirective graph in Fig. 4(a) .
3) For repair edge e 1 in r 1 , Ring r 3 =(e 4 , e 5 , e 1 ) contains a repair path (e 1 ), so (e 4 , e 5 ) is a resilience path. Similarly, (e 7 , e 6 )∈ZE 3 . For the other repair edge e 2 in r 2 , Ring r 4 =(e 7 , e 6 , e 2 ) contains a repair path (e 2 ), so (e 7 , e 6 ) is a resilience path. ZE(e 3 )= {(e 4 , e 5 ), (e 7 , e 6 )} is the set of resilience edge/path for e 3 in the directive graph in Fig. 4(b) . Definition 2: For a non-directive or a bi-directive graph, the Repair Ratio of edge e i , denoted as RR i , is the number of repair paths for e i given set of rings. Similarly, for a directive graph, the Resilience Ratio of edge e j , denoted as RZ j , is the number of resilience paths. Hence, RR i , RZ j ∈Z, and both RR j and RZ j are nonnegative integer for non-existing repair or resilience paths.
Obviously, an edge with a higher repair ratio is more robust. For e 1 in Fig. 6 , RR 1 =2. In other words, if the goal is to achieve maximal fault tolerance, one should be able to provide more repair paths for faulty links. Therefore, we need to maximize the number of rings that pass each link. For user-defined threshold of interconnect reliability, we define RR T and RZ T as the required thresholds for the number of repair paths and resilience paths, separately as shown in Experimental Tables 3 and 4 .
The above discussion is true only for undirected graph. For example, consider Fig. 4(a) , where edge e 3 is faulty. Assume two diagnosis r 1 and r 2 pass e 3 (e 3 ⊂(r 1 r 2 )), two repair paths {e 1 e 2 } are found for bi-directive graphs, that is, P(RR 3 )=r 1 r 2 is denoted the set of repair paths for the target edge e 3 .
On the other hand, the above procedure is no longer valid if the graph is directed as the direction of the replaced paths found by the above procedure is opposite to the faulty edge. Consider Fig. 4(b) , which is a directed version of Fig. 4(a) . For digraphs, we find resilience paths by the intermediate progress of repair paths since resilience rings are made of repair and resilience paths.
Problem Formulation of Interconnect Resilience (IR)
The goal is to achieve maximal interconnect resilience, and this goal can be achieved by maximizing the number of rings passing each edge, which is denoted R RS (resilience ring ratio). The interconnect oscillation ring resilience (IORR) or Interconnect Resilience (IR) flow is illustrated in Fig. 2 . First, a set of rings (R T ) that achieve 100% interconnect coverage is generated to interconnect test. This set of rings can be represented by a matrix M T , as shown in Fig. 7 . Next, in addition to R T , a set of extra rings are generated to achieve the maximum diagnosis resolution. This set of rings is referred to as R D , with R T ⊂R D . In the matrix representation in Fig. 7 , M T is a sub-matrix of M D . Finally, even more rings are generated to construct resilient paths.
In achieving our target of maximizing interconnect resilience ratio, we need to extend the minimum edge covering problem in interconnect detection in M T , and alter it into maximum edge covering problem under the resources constraints or the minimum added cost for interconnect resilience in M R . Figure 7 shows interconnect matrices of interconnect Matrix (M T ) for interconnect detection, (M * D ) for interconnect diagnosis, and (M R ) for interconnect resilience. M T and M * D are for IEEE std. 1500 Compatible test mode for the minimum edge coverage, and M R is in normal functional mode for the maximum edge reliability. M T is based on IORT scheme for detection [12] , and M * D is based on IORD scheme for diagnosis [13] in test mode, and M R is based on IORR (Interconnect Oscillation Ring Resilience; IR, interconnect resilience) scheme for normal mode. With maximal reusability of ring construction, M * D is based on M T including minimum required diagnosis rings in test mode, and M R could be based on M * D but includes resilience rings. There are two possibilities for M R : if for bi-or nondirective graphs, M R could be based on M T ; but for directive graphs, M R is composed of MD* and the extra resilience rings. For achieving the maximum reliability, we require the maximal density for each edge in M R . That is, for nondirective graphs, equivalently for M T ; but for directive graphs, the maximum reliability brought by resilience rings is the maximal coverage for each edge in M R . Thus, IR scheme is to minimize the number of resilience rings to maximize D m,n (M R ) for each edge so as to maximize edge reliability under limited resources or user-defined reliability threshold accordingly.
In order to minimize resilience rings for a circuit to get enough effective resilience paths (i.e. replaceable or substitute paths) for every edge so as to ensure interconnect reliability, we reuse IORT (M T ) and IORD (M * D ) rings, which already guarantee 100% edge coverage and the optimal interconnect diagnosis in Fig. 8 .
After diagnosing the target edge (faulty link)e 2 , for bi-or nondirective interconnects, we maximize repair ratio from the minimum common edge in Fig. 8(a) . For digraph interconnects, we maximize resilience ratio by tracing edges and by constructing resilience rings in Fig. 8(b) . In notation of r 1,2,1 , it says that original ring is r 1 , the target edge e 2 , the third index is the cardinal order of resilience rings. Definition 3: Let r (i, j,k) be a dependent ring on an independent ring r i for edge e j ∈r i , k is the index of resilience ring, ∃(i, j, k)∈N, be the index of ring r i , edge e j ∈r i , and repair (for nondirective graphs) or resilience rings (for digraphs) e k ∈r (i, j,k) .
Both r 1,2,1 and r 1,2,2 are two resilience rings based on e 2 of r 1 , and thus edge set {e 14 , e 15 8 } is in (M T or M * D ) for reuse as an independent ring in M R , for a faulty edge e 2 of r 1 .
In Fig. 8 path ZE(e 2 )= {(e 14 , e 15 , e 16 ), (e 11 , e 13 , e 9 )}.
Interconnect Resilience (IR)
Our proposed Interconnect Resilience (IR) scheme is a modified Longest Common Subsequence (mLCS) by doubling inversion of directions leading to the same direction of the target edge to construct resilience paths. There are two goals in resilience ring generations: to maximum resilience ratio and to minimize ring length of resilience rings. Thus, we could get resilience paths as many and short as possible.
In order to maximize R RS (Interconnect Resilience Ratio) in directive graphs, we adopt the modified Longest Common Subsequence (mLCS) to search for appropriate resilience paths during resilience ring construction. A demonstrative example in Fig. 9 with its corresponding mLCS in Fig. 10 shows the process how resilience path is found for the faulty target edge e 7 . The detailed algorithm is listed in Fig. 11 . In the network given in Fig. 9 , twelve rings are constructed and listed as follows. 29 We assume that the target net (faulty link) is edge e 7 . There are two rings passing e 7 : r 1 and r 2 . For r 1 , the repair path is (e 6 , e 2 , e 4 ), as shown in Fig. 9(a) . It can be seen that this repair path also belongs to ring r 4 , and thus the resilient path is (e 9 , e 10 ). Similarly for r 2 , the repair path is (e 12 , e 8 ), which is also part of ring r 5 . Thus, the resilient path is (e 5 , e 1 , e 3 ), as shown in Fig. 9(b) .
In Fig. 10 , mLCS table for corresponding Fig. 9 , rows are edges in the repair path and columns are edges in the resilience ring. Thus, extract the most common subsequence from the resilience ring leads to the required resilience path for the target edge e 7 .
In Fig. 10(a) shows the process of matching the edge sequence in r 4 for the resilience path through the repair path of (e 6 , e 2 , e 4 ) in repair ring r 1 . By Definitions 4 and 5 and Modified LCS (mLCS) algorithm in Fig. 11 , both e 6 and e 4 in r 1 gets the scores of "3" with the number of edges in (e 6 , e 2 , e 4 ), while e 2 adds 1 due to the middle edge in the edge sequence ("4"), then finally the score of e 4 is accumulated to "7". Please note that e 6 and e 4 are both end edges in (e 6 , e 2 , e 4 ), which both get scores of the number of edges ("3"). Then, the remaining sequence remains unchanged and thus (e 9 , e 10 ) is the resilience path in r 4 . Similarly, mLCS searches the resilience path (e 5 , e 1 , e 3 ) in r 5 through the repair path (e 12 , e 8 ) in repair ring r 2 in Fig. 10(b) . Both a path and a ring can be viewed as a sequence of names. Thus, the process of finding the resilient path for an edge is equivalent to find a match of the sequence for a repair path in all rings. This problem is a variation of the problem of searching the longest common subsequence (LCS). 
Table 2
Repair ratio of IORD rings.
Table 3
Repair ratio of IORD rings plus extra rings (repair threshold = 5). Figure 10 shows the modified LCS (mLCS) table for Fig. 9 , where S a is repair path of e 7 since r 1 is composed of {e 7 , e 6 , e 2 , e 4 }, and S b = r s +r s is duplicate resilience rings, which simulate the ring structure. Since r 1 is composed of target edge e 7 and the corresponding repair path, thus, two ends of the target path e 7 is the same two ends of repair path. We increase the weight of the starting edge and the ending edge of repair path to guarantee that the resilience rings must include these two edges, thus, the lower bound of mLCS entries is |r s +r s |.
The purpose of applying mLCS scheme is to remove repair paths from the resilience rings for the target edge to get the corresponding resilience paths. From above definition, we get the lower bound |S b |=2×|r s |for the resilience score in mLCS table entries. Table 4 Resilience ratio of IORD rings plus extra rings (resilience threshold = 5).
Table 5
Number of unresilience edges with mLCS.
Experimental Results
We conducted experiments on the proposed method with several MCNC benchmarks, and the results are demonstrated in this section. The statistics of these benchmark circuits is summarized in Table 1 . Table 2 shows the repair ratio for R D (i.e. the set of diagnosis rings). Each column indicates the number of edges whose repair ratio falls in the particular category. Note that in the IORD scheme, the goal is to find a small set of rings such that all edges can be diagnosed. As a result, many interconnect wires may be passed by only two rings. Hence, the repair ratios (RR) of the most edges are "1". Table 3 shows the repair ratio for R D plus resilience rings generated in the proposed methodology. It can be seen that with a small amount of extra rings, the repair ratio can be improved significantly. Table 4 shows the resilience ratio for R D plus resiliene rings generated in the proposed interconnect resilience methodology, as can be seen that, with a small amount of extra rings (0.33%), the fault tolerance can be averagely achieved 92.46%. Table 5 gives the number of nets that are not resilient in each case. If the diagnosis rings are adopted (column IORD), more than half of the nets are not resilient. In other words, fault tolerance is less than half of the nets even with diagnosis characteristics. With the extra rings as listed in Table 3, most of the nets become resilient even with resilience threshold ratio of five in our proposed IR scheme. Moreover, Table 5 also shows execution time of mLCS algorithm for IORD (RZ T =1) and RZ T =5. The execution time is averagely less than 4 and 11 seconds, respectively.
Conclusion
In this paper, we have proposed Interconnect Resilience (IR; Interconnect Oscillation Resilience Ring (IORR)) scheme in NoCs to maximize substitute paths for multiple interconnect faults to achieve interconnect fault tolerance in normal operations. Therefore, we can get fault tolerant NoC interconnect framework under maximal reliability with maximum resilience ratio and shortest resilience paths.
